Lattice Mapping Report File for Design Module 'lfsr'


Design Information

Command line:   map -a MachXO2 -p LCMXO2-256HC -t QFN32 -s 4 -oc Commercial
     qfn32samples_test.ngd -o qfn32samples_test_map.ncd -pr
     qfn32samples_test.prf -mp qfn32samples_test.mrp
     Z:/XC2C/xo2qfn/rd1066/adc.lpf -c 0
Target Vendor:  LATTICE
Target Device:  LCMXO2-256HCQFN32
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond_1.4_Production (87)
Mapped on:  06/18/12  15:29:16


Design Summary
   Number of registers:    27
      PFU registers:    26
      PIO registers:    1
   Number of SLICEs:            13 out of   128 (10%)
      SLICEs(logic/ROM):        13 out of    32 (41%)
      SLICEs(logic/ROM/RAM):     0 out of    96 (0%)
          As RAM:            0 out of    96 (0%)
          As Logic/ROM:      0 out of    96 (0%)
   Number of logic LUT4s:       6
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:      0 (0 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:       6
   Number of PIO sites used: 2 out of 22 (9%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net CLK_c: 14 loads, 14 rising, 0 falling (Driver: PIO CLK )
   Number of Clock Enables:  1
     Net n140: 12 loads, 12 LSLICEs
   Number of LSRs:  1
     Net n18: 1 loads, 0 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n140: 12 loads
     Net r_lfsr_0: 8 loads

     Net chk_0: 4 loads
     Net chk_1: 3 loads
     Net n18: 1 loads
     Net n9: 1 loads
     Net O_c: 1 loads
     Net r_lfsr_1: 1 loads
     Net r_lfsr_2: 1 loads
     Net r_lfsr_22: 1 loads




   Number of warnings:  6
   Number of errors:    0




Design Errors/Warnings

WARNING: Z:/XC2C/xo2qfn/rd1066/adc.lpf (3): Error in LOCATE COMP "SCL" SITE "28"
     ;
: COMP "SCL" not found in design. Disabled this preference.
WARNING: Z:/XC2C/xo2qfn/rd1066/adc.lpf (4): Error in LOCATE COMP "SDA" SITE "27"
     ;
: COMP "SDA" not found in design. Disabled this preference.
WARNING: Z:/XC2C/xo2qfn/rd1066/adc.lpf (5): Error in LOCATE COMP "EXTOSC" SITE
     "12" ;
: COMP "EXTOSC" not found in design. Disabled this preference.
WARNING: Z:/XC2C/xo2qfn/rd1066/adc.lpf (6): Error in LOCATE COMP "EXTOSC_EN"
     SITE "13" ;
: COMP "EXTOSC_EN" not found in design. Disabled this preference.
WARNING: Preference parsing results:  4 semantic errors detected
WARNING: There are errors in the preference file,
     "Z:/XC2C/xo2qfn/rd1066/adc.lpf".



IO (PIO) Attributes

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| O                   | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| CLK                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



Removed logic

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.







Memory Usage




Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 10 secs
   Peak Memory Usage: 22 MB


















































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor
     Corporation,  All rights reserved.