Lattice Mapping Report File for Design Module 'rom128'


Design Information

Command line:   map -a MachXO2 -p LCMXO2-256HC -t QFN32 -s 4 -oc Commercial
     qfn32samples_rom128.ngd -o qfn32samples_rom128_map.ncd -pr
     qfn32samples_rom128.prf -mp qfn32samples_rom128.mrp C:/Documents and
     Settings/suz/My Documents/lattice/xo2qfn/src/sram24pin.lpf -c 0
Target Vendor:  LATTICE
Target Device:  LCMXO2-256HCQFN32
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond_1.4_Production (87)
Mapped on:  06/10/12  22:12:03


Design Summary
   Number of registers:    0
      PFU registers:    0
      PIO registers:    0
   Number of SLICEs:            68 out of   128 (53%)
      SLICEs(logic/ROM):        20 out of    32 (63%)
      SLICEs(logic/ROM/RAM):    48 out of    96 (50%)
          As RAM:           48 out of    96 (50%)
          As Logic/ROM:      0 out of    96 (0%)
   Number of logic LUT4s:      40
   Number of distributed RAM:  48 (96 LUT4s)
   Number of ripple logic:      0 (0 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:     136
   Number of PIO sites used: 16 out of 22 (73%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net A_c_0: 80 loads
     Net A_c_1: 80 loads
     Net A_c_2: 80 loads
     Net A_c_3: 80 loads
     Net A_c_4: 40 loads

     Net A_c_5: 24 loads
     Net A_c_6: 16 loads
     Net D_out_0: 8 loads
     Net D_out_1: 8 loads
     Net D_out_2: 8 loads




   Number of warnings:  7
   Number of errors:    0




Design Errors/Warnings

WARNING: C:/Documents and Settings/suz/My
     Documents/lattice/xo2qfn/src/sram24pin.lpf (20): Error in LOCATE COMP "WE"
     SITE "21" ;
: COMP "WE" not found in design. Disabled this preference.
WARNING: Preference parsing results:  1 semantic error detected
WARNING: There are errors in the preference file, "C:/Documents and
     Settings/suz/My Documents/lattice/xo2qfn/src/sram24pin.lpf".
WARNING: input pad net 'A_7' has no legal load
WARNING: The JTAG port has been disabled in this project and JTAG pins will be
     configured as General Purpose IO.  You have to use JTAGENB pin in hardware
     to change the personality of the port from JTAG pins to general purpose IO.
     Reference MACHXO2 Handbook for details on dual function JTAG port.
WARNING: All configuration ports of the design have been disabled.  Reference
     MachXO2 Handbook for information on the Configuration Ports of MachXO2
WARNING: IO buffer missing for top level port A[7:0](7)...logic will be
     discarded.



IO (PIO) Attributes

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| D_6                 | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D_7                 | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A_3                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A_4                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A_5                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A_6                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D_0                 | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| OE                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D_1                 | BIDIR     | LVCMOS25  |            |

+---------------------+-----------+-----------+------------+
| D_2                 | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D_3                 | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D_4                 | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| D_5                 | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A_2                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A_1                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| A_0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



Removed logic

Block i251 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal sram_impl/VCC_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Block sram_impl/i1 was optimized away.



Memory Usage

/sram_impl/mem0:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem1:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem10:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem11:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem12:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem13:
    EBRs: 0
    RAM SLICEs: 3

    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem14:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem15:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem2:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem3:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem4:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem5:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem6:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem7:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem8:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0
/sram_impl/mem9:
    EBRs: 0
    RAM SLICEs: 3
    Logic SLICEs: 0
    PFU Registers: 0






Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 25 MB























































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor
     Corporation,  All rights reserved.